In this work, we propose dual mode ferroelectric transistors (D-FEFETs) that exhibit dynamic tuning of operation between volatile and non-volatile modes with the help of a control signal. We utilize the unique features of D-FEFET to design two variants of non-volatile flip-flops (NVFFs). In both designs, D-FEFETs are operated in the volatile mode for normal operations and in the non-volatile mode to backup the state of the flip-flop during a power outage. The first design comprises of a truly embedded non-volatile element (D-FEFET) which enables a fully automatic backup operation. In the second design, we introduce need-based backup, which lowers energy during normal operation at the cost of area with respect to the first design. Compared to a previously proposed FEFET based NVFF, the first design achieves 19% area reduction along with 96% lower backup energy and 9% lower restore energy, but at 14%-35% larger operation energy. The second design shows 11% lower area, 21% lower backup energy, 16% decrease in backup delay and similar operation energy but with a penalty of 17% and 19% in the restore energy and delay, respectively. System-level analysis of the proposed NVFFs in context of a state-of-the-art intermittently-powered system using real benchmarks yielded 5%-33% energy savings.
INTRODUCTION
Energy harvesting from ambient sources has been extensively studied as a promising candidate to enable energy autonomous systems. In the near future, it is predicted that a number of systems will be powered using harvested energy including, toxic gas sensors, portable gadgets and medical implants [1] [2] . However, scavenged energy from ambient sources such as solar, thermal and vibrations exhibits an erratic nature with intermittent power supply (VDD). Such power failures have a drastic impact on standard CMOS logic, suffering from inefficient reboots and rollbacks [3] . Therefore, it becomes important to back up the state of a logic system to alleviate the loss in computation progress.
Non-volatile computing is an emerging solution to mitigate computation progress loss due to unexpected power failures [3] . Systematic consistency-aware check-pointing mechanisms have been proposed to avoid data inconsistency and computation errors due to power failures [4] . This is achieved by backing up the states of a circuit such as, on-chip memory, flip-flops (FFs) and registers into an off-chip non-volatile memory (NVM). However, this incurs significant energy/delay overheads due to long distance data transmissions and constrained parallelism. Embedded non-volatile computing is an attractive alternate method to backup the computation states into a local on-chip NVM, eliminating the transmission overheads. Several NVFF designs using memristors [5] , magnetic tunnel junctions [6] and resistive RAMs [7] as local non-volatile elements have been proposed with on-demand backup/restore (B/R). However, they may incur area overheads due to the incorporation of a B/R module [6] . Also, high write current during backup increases their power consumption [7] . Ferroelectric (FE) capacitor based designs have also been proposed, utilizing their property of polarization (P) retention in the absence of electric field (E) [8] . However, low distinguishability between their non-volatile states degrades the robustness during restore operation.
The recent advent of ferroelectric transistors (FEFETs) with the possibility to integrate FE in the gate stack of a transistor has led to a new era for logic-memory synergy [9] . Lately, FEFET based NVFFs have been proposed with a potential to overcome the challenges in FE capacitor based designs [10] [11] . The innovation stems from utilizing the three-terminal non-volatile transistor to improve distinguishability and simplify the restore operation. However, these designs also contain a B/R module driven by control signals, leading to higher switching energy/delay. Hence, there is a need to optimize the B/R module by exploring new device technologies that leverage the opportunities offered by FE.
To that effect, we propose a dual mode FEFET (D-FEFET) which exhibits a unique characteristic of dynamic tuning between volatile and non-volatile modes. Exploiting such distinct features, we propose 2 variants of energy-efficient NVFF designs (referred to as DNVFF-1 and DNVFF-2). The contributions of this paper are:  We introduce D-FEFET and extensively explain its characteristics including run-time modulation of hysteresis.  We utilize D-FEFET in the design of NVFF with fully automatic backup without any B/R module (DNVFF-1), demonstrating significantly lower area and backup/restore energy compared to previous FEFET based NVFF [10] .  We propose another NVFF (DNVFF-2) with need-based backup enabled by compact low power B/R module, showing lower area and backup energy/speed compared to [10] .  We carry out a system-level analysis of the proposed NVFFs for intermittently-powered systems.
MODELING AND CALIBRATION
To evaluate the proposed designs, we employ a SPICE model for FEFETs based on time-dependent Landau Khalatnikov (LK) equations coupled with predictive technology models for the transistor [12] . We perform our analysis for 10nm FinFETs showing the applications of the proposed techniques in scaled technologies. However, considering the fact that some applications may prefer older technologies to optimize leakage, we also analyze our NVFFs in 130nm technology for system-level analysis (as discussed later). For CMOS process compatibility, we use experimental data of Hf0.7Zr0.3O2 with remnant polarization (PR) =20μC/cm 2 and coercive field (EC) =1MV/cm [13] , to calibrate our model ( Fig. 1(a) ). The static coefficients ( , and ) of the LK equation were extracted from the polarization versus voltage (P-V) loop measured from experiment [13] (Fig. 1(b) ). The kinetic coefficient (ρ) was calculated for P switching time of ~100ps [14] .
DUAL MODE FEFET (D-FEFET)

FEFET Background
FEFETs are emerging devices [9, 12] , in which FE is integrated in the gate stack of a transistor above the dielectric (DE). An optional metal may also be used in between FE and DE layers. The capacitance of FE couples with that of the underlying FET leading to unique characteristics: (i) sub 60mV/decade sub-threshold swing for low power logic [12] and (ii) non-volatile transistor operation (due to P retention in the absence of E) [9] . It has been shown that, by changing the capacitance ratio between the FE and the underlying FET, for instance by varying the FE thickness (TFE), one can operate the FEFETs in the non-volatile (memory) or volatile (logic) mode [15] . Although, static tuning of TFE enables design-time optimization of FEFETs, run-time tuning between memory and logic modes can open new avenues for circuit design. In this work, we propose D-FEFET, which achieves dynamic reconfigurability between the volatile and non-volatile modes. Fig. 2(a) shows the device structure of D-FEFET. It consists of two gate stacks namely GATE (FEG) and CONTROL (FEC). The internal metal (IM) gate in the two stacks is common and serves as the gate of the underlying FinFET. This structure can be realized with minimal changes to the FEFET fabrication process. First, the standard process flow is used to obtain a FinFET with one/two of the fins in the middle etched and the gate stack formed up till the IM. This is followed by FE and gate metal deposition, and a selective etch (enabled by the spacing between two sets of fins) to isolate the two FE stacks. Both the FE stacks have the same TFE. The ratio of capacitance of the FEG and FEC stack is CFEG: CFEC = 2:1. This is because FEG is formed on two fins while FEC is formed on a single fin. Note, D-FEFETs can also be realized using planar technologies with similar process flow (Fig. 2(b) ) leveraging contact over active gate process [16] . Fig. 2(c) shows the equivalent schematic of D-FEFET with the connection of CFEG and CFEC with the underlying FET. Note, our simulations consider the parasitic capacitances between the FE stacks. The role of FEC is to modulate the modes of operation as explained next.
Dual Mode FEFET Design
Dual Mode FEFET Operation
The control terminal of the D-FEFET interacts with FEG and the underlying transistor to enable reconfigurability. The internal metal potential (VINT) is designed to be affected to a larger extent by the polarization (P) of the regular gate stack (PFEG) compared to control stack (PFEC) by ensuring CFEG > CFEC. Note that because of the presence of the common IM, PFEG and PFEC interact with each other, which yields unique characteristics, as discussed below.
(i) Non-volatile ( NV ) mode: For the NV mode, we apply control voltage (VCL) =0. Hence, voltage across FEC (VFEC) = -VINT and voltage across FEG (VFEG) =VGS-VINT (where VGS is the gate voltage). Note, since CFEG > CFEC, VINT is affected to a larger extent by capacitive coupling of FEG than FEC. The coercive voltages (VC) of the FE are designed (with TFE<11nm) such that P switching occurs in both the gate stacks, as described below. Let us consider VGS sweep from a negative to positive value and back (with drain voltage VDS = 0V). To start with, application of negative VGS (= -0.8V) yields negative PFEG (-P) and negative VINT ( Fig. 3(a, c) ). In turn, negative VINT yields a positive VFEC (since VFEC = -VINT), leading to positive PFEC ( Fig. 3(b) ). As VGS is increased, PFEG switches to a positive polarization (+P) when VFEG exceeds VC. PFEG switching results in an increase in VINT to a positive value ( Fig.  3(c) ) due to the capacitive coupling of CFEG. Hence, VFEC (=-VINT) becomes negative which yields negative PFEC ( Fig. 3(b) ). Similarly, during the reverse sweep of VGS, PFEG switches from +P to -P, yielding VINT < 0, VFEC > 0 and PFEC >0 (+P). Thus, in the NV mode (VCL=0), FEG and FEC always exhibit opposite polarizations. Due to this opposing effect of FEC, the effect of FEG on VINT is reduced compared to that in a standard FEFET. Hence, lower |VINT| is obtained in D-FEFETs ( Fig. 3(c) ). This increases the critical |VGS| for PFEG switching (since VC of FEG= |VGS| -|VINT|). As a result, a larger hysteresis is observed in D-FEFETs compared to standard FEFETs with two fins (Fig. 3(a) ). Note, PFEG (with bi-stability at VGS=0 in the NV mode) define the low and high resistance states (LRS/+P and HRS/-P) of the D-FEFET since it influences the channel electrostatics to a larger extent than PFEC.
ii) Volatile ( V ) mode: To operate D-FEFETs in the V mode, we apply VCL=VDD (0.8V). Due to positive VCL, PFEC remains at +P for the entire range of VGS (VFEC > +VC always; Fig. 3(b) ). For VGS < 0 (-0.8V), PFEG=-P is obtained. This yields negative VINT (despite positive PFEC because CFEG >CFEC). As shown in Fig. 3(c) , VINT is slightly less negative than the NV mode (VCL=0V) due to the effect of the positive PFEC (since VCL=VDD). This results in a slightly larger VGS required for PFEG switching from -P to +P (since VC of FEG= VGS-VINT). During the reverse VGS sweep (from positive to negative values), both PFEG and PFEC are +P initially. Hence, VINT is much larger compared to NV mode. In fact, VINT is even larger than FEFETs (inset; Fig. 3(c) ) due to VCL =VDD (PFEC =+P). A large VINT enables FEG switching from +P to -P at VGS >0 (VGS-VINT = -VC), resulting in the V mode (one stable state at VGS=0, Fig. 3(a) ).
The application of VDS decreases P [17] and increases VINT, due to the capacitive coupling of drain and IM. This results in shifting of the P-V characteristics towards the right. Fig. 4(a) shows the drain current vs VGS characteristics. Note that for logic design, it is critical to optimize TFE to ensure switching of PFEG from -P to +P occurs within the 0 to VDD window.
The ON current (ION) of D-FEFET (with TFE=8nm) in the V mode shows about 36% increase compared to FinFET (Fig. 4(a) ). This is because FEG operates in the negative P-V region [12] in the ON state (VFEG<0, P>0), yielding a voltage step-up action [12] (VINT > VGS since VINT = VGS -VFEG = 0.84V; Fig. 3(c) ). In the NV mode, the currents at VGS=0V (defining HRS and LRS), exhibit a large ratio (> 10 5 ; Fig. 4(b) ), yielding excellent distinguishability.
By utilizing the dynamic reconfigurability between V and NV modes of D-FEFETs, we propose two NVFF designs next.
NVFF with AUTO BACKUP: DNVFF-1
Circuit Design
Our first design (DNVFF-1) features a fully automatic backup operation by virtue of a truly embedded NV element (D-FEFET) in the FF (Fig. 5(a) ). This is unlike previous designs [5] [6] [7] [8] 
Circuit Operation
(i) Normal Operation: During the normal operation, VCL of the D-FEFETs is driven to VDD to operate them in the V mode, in order to function as a switch (OFF/ON when VGS = 0/VDD). Thus, the normal operation of DNVFF-1 is similar to the conventional FF (Fig. 6(b) ). Note, the voltage transfer characteristics (VTC) of INV1 shows hysteretic behavior (Fig. 5(b) ), exhibiting improved hold stability. PFEG of D-FEFETs switches as per its VGS. Thus, when Q is at VDD, X and XN are at VDD and 0 respectively and FEG of M4 and M6 store +P and -P respectively (Fig. 7(a) ). Similarly, when Q is at 0, FEG of M4 and M6 store -P and +P, respectively. Note, using INV2 to bypass INV1 in the C-to-Q path has minimal impact on the delay. However, the energy consumption increases due to P switching. These aspects are discussed later.
(ii) Auto Backup Operation: One of the most appealing features of DNVFF-1 is its automatic backup operation, without the use of external circuitry or signals. This makes it very useful for systems requiring frequent check-pointing. PFEG of D-FEFETs correspond to the storage nodes X and XN, as discussed before. During power Fig. 1(a) ). TFE=6nm outage, VCL becomes 0 and the D-FEFETs dynamically and automatically change operation from the V to NV mode. This leads to retention of PFEG in M4/M6 corresponding to X/XN. Note, FEC of only one of the D-FEFETs undergoes +P to -P switching when power shuts down (to maintain opposite P in FEG and FEC in NV mode; Fig. 3(a, b) ). This results in minimal backup energy.
(iii) Restore Operation: Like backup, the restore operation does not require any additional circuitry. Note that the IM gate potential, which stores the information of the resistance state of the D-FEFETs (corresponding to X and XN) during the NV mode, is floating. Therefore, over time, gate leakage can lead to discharging of VINT to 0V (HRS). However, it is important to note that PFEG, containing the information of the storage nodes of FF, is still retained [18] . In our analysis, we have considered the worstcase scenario, where VINT discharges to 0V during the NV mode, and propose a two-step restore process. Fig. 3(a) ). This ensures that PFEG of the two D-FEFETs are undisturbed when VCL=VDD. However, this step leads to P switching in FEC of the D-FEFET whose initial PFEC was -P (because in the V mode PFEC=+P always; Fig. 3(b) ). This switching of PFEC to +P leads to charging of VINT to VR (0.7V) in the D-FEFET (Fig. 8(a); Fig. 3(c) ). Thus, the D-FEFET with initial PFEC =-P (PFEG=+P) undergoes VINT restoration (LRS). The D-FEFET storing +P in its FEC does not undergo any switching and VINT remains at 0V (HRS; Fig. 8 
(b)). (b)
Step-2: After VINT restoration in Step-1, VDD is raised to 0.8V (full VDD) and FF state is restored depending on the resistance states of the D-FEFETs. Note, to enhance the robustness to variations, the V mode hysteresis width can be increased by optimizing TFE (Fig. 4(a) ). Also note, restore biasing using slow VDD ramp-up has also been employed in [19] .
Let us explain the restore operation further considering that Q was at VDD before the power outage. As discussed before, FEG of M4 and M6 store +P and -P respectively during auto-backup.
Step-1 includes the assertion of CLK, VCL ( V mode) and powering VDD to VB. M1 and M5 turn ON as VDD is powered up (Fig. 7(b) ). This switches PFEC of M4 from -P to +P leading to VINT restoration (to
VR=0.7V; LRS). VINT of M6 remains at 0V (HRS). During
Step-2 (VDD raised till 0.8V), stronger pull-down by virtue of LRS of M4 and M3 keeps the node XN at 0 overcoming the effect of M1, while M5 pulls X to VDD. The large LRS-HRS ratio in D-FEFETs along with the cross-coupled action of the slave latch, leads to restoration of the state X=VDD and XN=0 as illustrated in Fig. 7(c) . The transient waveforms of the restore operation are shown in Fig. 6(c) .
NVFF with GATED BACKUP: DNVFF-2
Circuit Design
We propose another NVFF design, which features need-based backup, and therefore requires an external B/R module to trigger the B/R operations ( Fig. 9(a) ). Since, backup occurs only when the power is about to go OFF, DNVFF-2 mitigates the large operational energy (EOP) cost incurred in DNVFF-1. DNVFF-2 employs a B/R module with 5 transistors including 2 D-FEFETs unlike [10] which uses 8. Transistors M1 and M2 connect the B/R module to the slave latch. M4 and M5 are the D-FEFETs which store the states of the FF. Transistor M3 connects the drains of M4 and M5 to ensure PFEG of M4/M5 = -P during the normal operation as explained next. (Fig.3 (a) ). Operating D-FEFETs in HRS is critical during the initial stages of backup, as discussed next.
Circuit Operation
( example, consider the case where X=VDD and XN=0, which brings VGS of M4 to VDD and M5 to 0. This results in M4 switching its state to LRS (+P); while M5 remains in HRS (-P) (Fig. 9(e) ). In this manner, the state of the FF is stored as PFEG of D-FEFETs.
To understand why D-FEFETs must be in HRS before backup, let us consider a case when this condition is not met. Let Q=0 (i.e., XN=VDD and X=0) before backup. If M4 and M5 store LRS (+P) and HRS (-P) respectively at the onset of backup, then this would result in M1 and M4 pulling down XN to a value <VDD (determined by the resistance ratio of M6-M7 and M1-M4). This voltage at XN might not be enough for -P to +P switching in M5, leading to incorrect backup. Therefore, by design, we ensure M4 and M5 are in HRS at the beginning of backup, as described in Section 5.2.i.
(iii) Restore Operation: When power supply is restored, M1 and M2 are turned ON. The restore operation employs the 2-step process similar to DNVFF-1 (see Section 4.2.iii) and exploits large distinguishability in D-FEFETs along with the cross-coupled action of the slave latch to restore the states of the FF (Fig. 9(f) ).
CIRCUIT ANALYSIS AND RESULTS
In this section, we analyze the proposed DNVFFs and compare them to the NVFF in [10] . Since the design in [11] employs a different mechanism for B/R (independent of FF topology), we focus on comparison with [10] (which uses FEFETs in conjunction with cross-coupled inverter action similar to our DNVFFs).
(i) Layout Analysis: A significant advantage of DNVFF-1 is that the B/R is achieved without any external module. DNVFF-1 (Fig.  5(c) ) shows 19% lower area with respect to (w.r.t) [10] . DNVFF-2 employs a B /R module but uses lower number of transistors w.r.t [10] yielding 11% lower area ( Fig. 9(a, c) ). DNVFF-1 and DNVFF-2 show 16% and 31% increase in area respectively, w.r.t volatile FF. All layouts are drawn considering scalable CMOS rules [20] .
(ii) Backup Delay (TB) and Energy (EB): Fig. 10(a, c) shows the TB and EB of DNVFF-1, DNVFF-2 compared to [10] . Due to automatic backup in DNVFF-1, TB ~0ps. Switching of FEC during power outage (as explained before) consumes a very little amount of energy leading to 96% lower EB w.r.t [10] . This is because: (i) only one of the FEC of D-FEFETs undergoes P switching, (ii) lower capacitance of FEC compared to FEG and (iii) no external signal switching. DNVFF-2 also has an average of 16% and 21% lower TB and EB respectively, over a range of VDD. This is attributed to only one FE switching unlike two in [10] 
(Section 5.2.ii). (iii) Restore Delay (TR) and Energy (ER):
The energy and delay comparison in the restore operation is shown in Fig. 10(b, d) . The average decrease in ER over a range of VDD for DNVFF-1 is around 9%. This is because of the lower number of switching control signals required in DNVFF-1 due to the absence of an external B/R module. ER of DNVFF-2 is 17% higher because of P switching in the FEC, which is absent in [10] . TR of DNVFF-1 and DNVFF-2 increases by 19%, which is attributed to the two-step restore operation. Higher TR incurred might not be much of a concern for intermittently-powered systems, which operates at ~ MHz (iv) Clock-to-Q delay (TCLK-Q) and Operation Energy (EOP): TCLK-Q of DNVFF-1 is 20% lower w.r.t [10] , because of the higher capacitance at XN of [10] due to the B/R module. TCLK-Q of DNVFF-2 is lower by 11% w.r.t [10] due to lower B/R module capacitance ( Fig. 10(e) ). Compared to volatile FF, TCLK-Q of DNVFF-2 is similar but that of DNVFF-1 is lower. This is because, transition at XN and Q of DNVFF-1 occurs before PFEG switching in M6. Before P switching, D-FEFETs exhibit lower capacitance (slope of P-V) than standard FETs, which reduces the delay. EOP of DNVFF-1 includes P switching energy of D-FEFETs, resulting in a 35% EOP increase (for kinetic coefficient ρ=2.5ohm-cm) w.r.t [10] . The EOP overhead can be mitigated by employing FE with lower ρ (Fig. 10(f) ). Recent experiments [14] show promising trends in this regard. For ρ =0.25ohm-cm, EOP penalty reduces to 14%. DNVFF-2 overcomes the EOP overheads of DNVFF-1 with no P switching during normal operation, achieving EOP similar to [10] and volatile FF (Fig. 10(f) ).
SYSTEM-LEVEL EVALUATION
Simulation Methodology
To evaluate the system-level energy benefits of the proposed DNVFFs in the context of an intermittently-powered system, we use a modified version of the simulation framework presented in [4, 19] . Our system-level analyses are based on the TI MSP430FR5739 MCU that runs at 24MHz [21] , and uses a unified FEFET based 8KB 4T NVM [22] . NVFFs are used for designing the core registers ( Fig. 11(a) ). The system is powered using an energyharvesting source that charges a supply capacitor, Cs (10nF or 100nF). Note that, circuit results for the NVFFs shown earlier were for scaled technology (FinFETs). However, for compatibility with the TI MSP430 MCU, we re-design the D-FEFETs at 130nm node (planar). The circuit-level energy/delay metrics of 130nm node (Fig. 11(b) ) show trends similar to FinFETs explained in Section 6.
Results and Observations
Here, we compare application-level energy consumption for DNVFF-1, DNVFF-2, NVFF [10] and a standard volatile FF (STD), by running various synthetic and real benchmarks. (i) Synthetic Benchmarks: Since, the energy benefits of using DNVFF-1, DNVFF-2 and NVFF [10] depend significantly on the number of system checkpoints (assumed to be hardware triggered) during application execution, we construct a synthetic benchmark with 25% of all instructions to be register reads, 25% to be register writes, and 50% to be memory bound instructions. In addition, we also vary the number of checkpoints (#Ckpts) while keeping the checkpoint size (256 bytes) and total number of instructions (100K) constant (results in Fig. 12 ). Note that, in Fig.  12 (a) and (b), the energies are normalized w.r.t the energy consumed by STD and NVFF [10] , respectively. In Fig. 12(a) , we observe that as #Ckpts increase, the energy savings with NVFFs increase rapidly compared to the STD. This is because, the cost of check-pointing the core registers to the unified NVM (includes writing into NVM and serial transfer of checkpoint data) is orders of magnitude higher than the energy required to locally checkpoint in NVFFs. As a result, DNVFF-1, DNVFF-2 and NVFF [10] outperform STD FF (59%−99% better in energy consumption). From Fig. 12(b) , we observe that for a small #Ckpts, DNVFF-1 performs worse than either DNVFF-2 or NVFF [10] due to its relatively larger EOP. However, as #Ckpts increase, the overall energy consumption of DNVFF-1 starts to decrease w.r.t DNVFF-2 and NVFF [10] , because check-pointing energy of DNVFF-1 is substantially lower than that of DNVFF-2 and NVFF [10] . W.r.t NVFF [10] , DNVFF-1 energy savings range from 23% worse (#Ckpts=4) to 34% better (#Ckpts=2048). On the other hand, the energy savings for DNVFF-2 are always better than NVFF [10] by 9%−25%. At lower #Ckpts (<512), DNVFF-2 performs better than DNVFF-1 due to the former s lower EOP. However, at high #Ckpts (>512), DNVFF-1 begins to outperform DNVFF-2.
(ii) Real Benchmarks: For real application benchmarks [18] , we observe that DNVFF-1, DNVFF-2 and NVFF [10] showcase 99% and 98% energy improvements compared to STD on average for Cs =10nF and 100nF respectively, which is consistent with our observation earlier. Fig. 13 shows the core register energy savings (normalized to NVFF [10] ) achieved by DNVFF-1 and DNVFF-2 using real benchmarks. Fig. 13(a) demonstrates energy savings for DNVFF-1 and DNVFF-2 of 33% and 25% on average respectively, w.r.t NVFF [10] for Cs=10nF. Fig. 13(b) shows that DNVFF-1 and DNVFF-2 obtain 5% and 16% average energy savings respectively, w.r.t NVFF [10] for Cs=100nF (the savings are lower because, a larger capacitor leads to fewer checkpoints).
CONCLUSION
We propose D-FEFET, a specially designed FEFET, with a unique property of dynamic tuning between the volatile and nonvolatile modes of operations. Based on their intriguing properties, we propose two variants of NVFF designs. DNVFF-1 shows a complete automatic backup feature without the need of any external module, leading to lower backup/restore energy compared to NVFF in [10] . DNVFF-2 mitigates the operational energy costs of DNVFF-1 with improved backup energy/delay metrics compared to NVFF in [10] . Finally, we analyzed the system level implications of the DNVFFs showing a large promise for intermittently-powered systems. 
